Abstract-This paper presents an integrated sensing system for complex dielectric spectroscopy in the 0.62-10 GHz frequency range. A capacitive sensor exposed to the material under test (MUT) shows variations in its admittance according to the complex permittivity of MUT. The sensing capacitor along with a fixed capacitor forms a voltage divider circuit and is excited by an RF signal at the sensing frequency. The magnitude and phase of the voltages across the two capacitors which depend on the sensor admittance are measured using a quadrature downconversion architecture to find the real and imaginary parts of the MUT's permittivity. At the lower frequency end, the system is configured as a direct-conversion architecture with third and fifth harmonic-rejection to alleviate the problem of harmonic mixing and improve the sensitivity. On the other hand, at the higher frequency end, the system works as a dual-downconversion topology and employs a sub-harmonic mixing technique to reduce the required input clock frequency span. As a proof of concept, the spectroscopy system is used for complex permittivity detection of pure organic chemicals and shows an rms permittivity error of less than 1% over the frequency range of 0.62-10 GHz. The fabricated chip in m CMOS occupies an active area of mm and consumes 65-72 mW from a 1.8 V supply.
sensors such as waveguide and transmission-lines along with a vector network analyzer (VNA) [9] , [10] . These instruments are thereby constrained by high cost and bulky size of measurement setup and require large volume of MUT, making them unsuitable for portable applications. On the other hand, the advantages of BDS would be widely available if a miniaturized and low-cost instrument could be implemented. This motivates the development of a silicon-based integrated BDS system which in addition to considerable reduction in size and cost, can achieve high-throughput measurements with enormous data processing using only a small volume of MUT.
Recently, several CMOS-based integrated dielectric spectroscopy systems have been reported in literature [11] [12] [13] [14] . A self-sustained system was proposed in [11] for the detection of the real part of permittivity over the frequency range of [7] [8] [9] GHz. An integrated capacitive sensor exposed to the MUT is placed inside the LC tank of a voltage-controlled oscillator (VCO) and hence, the free running frequency of the VCO changes according to the dielectric constant of the MUT. The VCO is then embedded in a phase-locked loop (PLL) which translates the variation in the free running frequency of the VCO into a change in the VCO control voltage for further analysis and processing. Another PLL-based sensing system proposed in [12] utilizes a reference VCO, in addition to the sensing VCO, and a fractional frequency synthesizer architecture to further improve the system sensitivity by tracking the low-frequency drifts caused by environmental variations. However, both of the designs in [11] and [12] , suffer from several drawbacks including: 1) the maximum sensing frequency range is determined by the tuning range of the LC-VCO and thereby these systems are not able to cover a very wide frequency band, 2) only the real part of complex permittivity can be detected, and 3) the VCO might fail to operate for very lossy materials due to substantial drop in the quality factor of the LC tank. As opposed to PLL-based architectures, [13] measures the characteristics of an off-chip center-gapped transmission line using an integrated heterodyne downconversion architecture to realize the permittivity detection in a wide frequency range from 50 MHz to 3 GHz. Another work reported in [14] incorporates an on-chip coplanar waveguide (CPW) transmission-line sensor with an integrated heterodyne receiver front-end, enabling the complex permittivity measurements from 1 to 50 GHz. Since both of the designs in [13] and [14] incorporate the conventional heterodyne scheme for frequency downconversion, they need two separate signal sources for input RF and LO signals with frequency coverage equal to the desired sensing range.
An integrated CMOS dielectric spectroscopy system was briefly reported in [15] which can measure both real and imaginary parts of the permittivity over a wide frequency range of 0.62-10 GHz. A lumped sensing capacitor is embedded inside a voltage divider topology with a fixed capacitor and the relative variations in the magnitude and phase of the voltages across the capacitors are measured to find the real and imaginary parts of the permittivity. The magnitude and phase of the MUT-induced voltage variations are detected using an integrated quadrature downconversion architecture. By employing a sub-harmonic mixing scheme, the system can perform complex permittivity measurements from 0.62 to 10 GHz while requiring an input signal source with frequency range of only from 5 to 10 GHz. Therefore, the system can be easily made self-sustained by implementing a 5-10 GHz frequency synthesizer on the same chip.
This work extends the previous work in [15] by providing an in-depth analysis on the BDS system performance and its permittivity detection sensitivity. The impacts of different nonidealities of a downconversion architecture such as harmonic mixing, noise, gain compression and dc offset are analyzed and it is shown how the system deals with these non-idealities to achieve the best performance. This paper also offers more insight into the design and circuit implementation of different building blocks in the system. In addition, the system performance is measured for a variety of organic chemicals with wide variations in the complex permittivity.
The paper is organized as follows. Section II discusses the implementation of the sensing capacitor and the basic architecture of the sensing system. Section III analyzes the effect of different non-idealities on the system performance. The complete architecture of the proposed BDS system and its operation are explained in Section IV. The circuit implementation of the main building blocks and the simulation results for the entire system are described in Section V. Section VI presents the measurement setup, sensor calibration and experimental results for complex dielectric spectroscopy of organic chemicals.
II. PROPOSED BDS SYSTEM
The proposed integrated BDS system is composed of two essential parts: 1) a sensing capacitor which its complex admittance changes based on the dielectric permittivity of the exposed MUT, and 2) the interface circuitry which indirectly measures the complex admittance of the sensing element. The key design techniques for the capacitive sensor and the fundamental operation of the proposed system are presented in this section.
A. Sensing Element
The dielectric permittivity of any material is a frequency dependent complex quantity which has a real part describing the energy storage and an imaginary part accounting for energy losses [16] . Accordingly, a capacitor-based sensor exposed to the MUT and excited by a signal at the sensing frequency can be used to detect the MUT's complex permittivity at . As shown in Fig. 1(a) , the sensing capacitor has an interdigitated structure and is implemented using the uppermost metal layer of CMOS process. The passivation layer on top of the metals is removed in order to [15] , and (c) a more accurate model for the interdigitated capacitor including the series parasitic resistance and inductance of the electrodes. make a direct contact with the sensor's electrodes and maximize its sensitivity. As illustrated in Fig. 1(b) , the fringing electric fields above the interdigital electrodes pass through the MUT; therefore, the capacitance and conductance between the two adjacent electrodes become a function of the material permittivity. From Fig. 1(b) , the admittance of the sensor at a certain frequency can be decomposed into two parts: 1) a material-dependent part which varies depending on the complex permittivity of MUT and can be modeled with a parallel combination of a capacitor and a conductor . provides a measure of the total energy storage in the MUT and is only a function of while represents the total energy loss in the MUT and only depends on ; 2) a material-independent part which is fixed for different MUTs and only depends on the sensing element geometry. includes the parasitic capacitance and resistance to the substrate , and between the adjacent electrodes , . Consequently, can be written as
where and are ideally linear functions. Equation (1) shows that the real (imaginary) part of is only a function of and is independent of . As will be discussed in more detail in Section VI-B, this property results in a simple calibration procedure for the system and makes it possible to detect and independently. However, it should be noted that at very high frequencies, the simple equivalent model in Fig. 2 . Simulated (a) capacitance and (b) quality factor of the sensing capacitor in the frequency range of 0.5-10 GHz when exposed to air . Fig. 1 (b) might not be accurate as the series parasitic inductance and resistance ( and ) of the electrodes become more significant and neglecting their effects can degrade the accuracy of permittivity detection. A more detailed expression for total admittance of the sensor can be obtained using the equivalent model shown in Fig. 1 (c) as follows: (2) Due to the presence of and , the real and imaginary parts of become a function of both and . Therefore, for frequencies that and values are not negligible, considering real and imaginary parts of as functions of only and , respectively, may lead to an increase in the detection error.
From the above discussion, the geometry of the sensor including the number of fingers , their width , their length and the spacing between them , shown in Fig. 1(a) , must be chosen based on two important considerations: 1) making and negligible at the maximum desired sensing frequency; 2) maximizing the sensor sensitivity. For example, by increasing , the parasitic resistance and inductance can be minimized but at the cost of an increase in the parasitic capacitance to the substrate or equivalently a degradation in sensitivity. Also, while increasing the number of fingers can result in better sensitivity, it lowers the self-resonance frequency of the interdigitated capacitors, limiting its maximum operating frequency. Therefore, depending on the frequency band of operation, there are optimum values for the sensor dimensions resulting in the maximum sensitivity and also a simple model for the sensor. Several EM simulations were carried out using the EM simulator Sonnet to find the optimum values for , , , and . Fig. 2 shows the simulated capacitance and quality factor of the designed sensing capacitor in the frequency range of 0.5-10 GHz when exposed to air , . It can be seen that the simulated capacitance of the unloaded sensor has very small variations and shows a quality factor of higher than 15 over the entire bandwidth. The self-resonance frequency of the designed sensor was found to be around 60 GHz which is much higher than the maximum sensing frequency of interest (10 GHz) . To show the dependence of the real and imaginary parts of on the complex permittivity, EM simulations are performed for the complex permittivities in the range of , and at frequencies of 1 and 8 GHz. Fig. 3(a) and (b) shows that the simulated sensor capacitance (conductance) at 1 GHz is a function of only and is al- most independent of . However, at a higher frequency of 8 GHz, capacitance and conductance also show slight variations with and , respectively, verifying the aforementioned discussion.
B. Basic System Architecture
From the previous section, the admittance of the sensor changes depending on the complex permittivity of MUT. Therefore, the goal of the dielectric spectroscopy system is to accurately measure the sensor admittance over a wide frequency range. To do so, the sensing capacitor is first embedded inside a voltage divider topology with a fixed capacitor , as shown in Fig. 4 [17] , [18] . The circuit is then excited at node A with a sinusoidal signal at the desired sensing frequency . For this configuration, the admittance of the sensor can be related to the voltages at node A and node B based on the following equation:
At any given frequency is fixed and does not change for different MUTs. Accordingly, the sensor admittance which is a representation of the complex permittivity of MUT can be found by measuring the relative magnitude and phase shift of with respect to . In order to obtain the magnitude and phase information of and , nodes A and B are applied to two separate quadrature direct-conversion architectures, as shown in Fig. 4 . Each quadrature direct-conversion architecture consists of two mixers driven by in-phase (I) and quadrature-phase (Q) LO signals at frequency of , and two low-pass filters (LPFs) which are employed to remove the high-frequency components at the output of mixers. The RF signals and are therefore decomposed into real and imaginary parts at the output of I and Q channels, respectively. Subsequently, the ratio between and can be found using the dc signals , , and generated at the output of LPFs as follows: (4) Substituting (4) into (3), the complex admittance of the sensor or equivalently the complex permittivity of MUT can be found as (5) Using two separate direct-conversion branches for detecting magnitude and phase information of and has two major drawbacks: 1) it significantly increases the area and power consumption; 2) any mismatch between the two downconversion paths can lead to inaccurate permittivity detection. To overcome these issues, Either or is selected to be applied to the mixers through two identical switchable LNAs, as depicted in Fig. 5 . At any time only one of the LNAs is active and passes the signal at its input to the I-Q mixers. The switching frequency of the LNAs must be chosen low enough to ensure that the dc signals at the output of system are settled down to their final values. In other words, is selected based on the settling time of the system or the cutoff frequency of LPFs . Assuming the use of off-chip LPFs with cutoff frequency of around 1 kHz, is chosen to be within 10-100 Hz.
III. SYSTEM NON-IDEALITIES
This section analyzes the effects of different non-idealities of a direct-conversion architecture such as harmonic mixing, noise, gain compression and dc offset on the spectroscopy system performance.
A. Harmonic Mixing
In the previous section, it was assumed that the sensor is excited with a single-tone sinusoid at the targeted sensing frequency , and consequently the sensor admittance at can be easily related to the output dc voltages of the system as in (5) . However, when the system input signal is generated on-chip, it cannot be purely sinusoidal and besides the fundamental frequency at , it also contains frequency components at odd harmonics of . The even harmonics are assumed to be negligible as all the circuits in the system are differential. On the other hand, due to the hard switching phenomenon in the mixers, the effective LO signal is more like a square wave. Therefore, as illustrated in Fig. 6 , along with fundamental component of , its odd harmonics are also translated to dc after mixing with the corresponding odd harmonics of LO. As a result, the dc voltages at the output of I-Q channels also contain information about the sensor admittance at odd harmonics of , meaning the detection of permittivity at is distorted. For a wideband spectroscopy system, this issue is especially more problematic at lower frequencies where the system input signal generated by frequency dividers is rich of harmonics, all residing in the input frequency range of the sensor. In the following, it is analytically shown how the presence of input harmonics influences the system performance and degrades the accuracy of permittivity detection.
Considering a double-balanced mixer, the Fourier series representation of the square wave LO illustrated in Fig. 6 is given by (6) Now assume that the applied RF signal to the system at node A in Fig. 4 has frequency content at not only the fundamental frequency , but also all odd harmonics of as follows: (7) where and are the amplitude and phase of the th-order harmonic, respectively. Therefore, using superposition the voltage at node B can be simply found as (8) where (9) (10) Fig. 7 . and curves over the frequency range of 1-15 GHz for butan-1-ol, DMSO, ethanediol and methanol [19] . 
As discussed earlier, the sensor admittance is detected based on the measured values of , , , and using (13) By substituting (11) and (12) in (13), the detected admittance is found as a function of the actual admittance value as follows: (14) DF is called distortion factor and is given by (15) Ideally, when the excitation signal is a sinusoid and as expected . However, upon the presence of input harmonics, there will be an error in the detected admittance given by (16) As it is clear from (15) and (16), the error in the detected admittance is highly a function of the sensor admittance (or equivalently the values of and at and its odd harmonics). In other words, the permittivity detection error caused by harmonic mixing is material-dependent. In order to gain an idea of how large this error can be, assume the worst case scenario where is also a square wave as the LO signal with a Fourier series representation as in (6) and is a low sensing frequency. Therefore, can be written as (17) To calculate , only harmonics below 15 GHz are considered and higher order harmonics are assumed to be zero as they are highly attenuated and have minimal effect on the value of . Now, assuming GHz, the sensor admittance is simulated over the frequency range of 1-15 GHz using Sonnet for five different MUTs including air, butan-1-ol, DMSO, ethanediol and methanol. The simulated admittance values are then substituted in (16) and (17) to find the overall admittance detection error. Table I shows the calculated and the resulting admittance detection error for the considered MUTs for GHz and 3 GHz. In order to provide more insight, the values of and of each MUT over the frequency range of 1-15 GHz are shown in Fig. 7 [19] . By comparing Fig. 7 with the calculated detection errors in Table I , it can be concluded that MUTs showing small variations in and with respect to frequency, result in a lower error. This can be also deduced from (15) . For example, consider an especial case when , in which is always fixed. In this case, the numerator and denominator of in (15) become equal, thereby, or equivalently . It is worth mentioning that although and of air are constant , the sensor admittance itself shows some variation with frequency (see Fig. 2 ), resulting a small detection error even for air.
B. DC Offsets
One of the inherent problems affecting a direct-conversion architecture is the presence of dc offsets at the output of I and Q channels [20] . In the proposed system, dc offsets can substantially corrupt the desired output dc signals, hence degrading the system performance. DC offsets can be mainly generated by two mechanisms in the system: 1) passive or active device mismatches between the positive and negative branches of the differential circuits along the signal path: 2) self-mixing of LO signals leaking into the RF port of the mixers. The dc offsets generated by these mechanisms can be considered as static, because their values are constant and do not change for different MUTs. This is in contrast to the unwanted dc signals caused by harmonic mixing phenomenon which are material-dependent, as discussed in previous section. It is important to note that any LO signal leaking into the input of the LNA in the proposed system will play the same role as the input RF excitation signal and thereby does not generate dc offset. This is in contrast to what happens in direct-conversion radios where the LO leakage component at the input of LNA can produce much larger dc offset as it is amplified by the LNA before self-mixing [20] .
The foregoing discussion implies that the system must incorporate some means of offset cancellation to prevent degradation in permittivity detection. Since the overall gain of the system is around 30-40 dB, the generated dc offset at the output of I and Q paths are not that large to cause saturation in the baseband circuits. Because of this fact and since dc offsets are static, a simple calibration procedure can be employed to cancel out the dc offset. First, prior to the experiments, the two LNAs in Fig. 5 are switched off and the dc levels at the outputs of I and Q channels are measured which are in fact equal to the dc offsets of the corresponding channel. The measured dc offsets are then subtracted from the final composite signals, leaving only the desired dc terms at the end.
C. Noise
Noise performance of the system determines its admittance sensitivity, or equivalently the minimum admittance level that it can detect. Assuming the system is noiseless, and neglecting any other non-ideality, the system can accurately measure and ; thereby, the sensor admittance can be precisely found as (18) When the system is noisy, there is an uncertainty in the measured values of and , leading to uncertainty in the calculated admittance using (18) . By referring the output voltage noises of the system back to the inputs, (18) can be rewritten as (19) where and denote the input referred noise voltages at nodes A and B, respectively and is the uncertainty in the calculated admittance. By subtracting (18) from (19) , is derived as (20) Since , (20) reduces to (21) After writing as a function of using (18) and substituting into (21) , can be expressed as (22) Now, in order to evaluate the admittance sensitivity of the system, the input referred voltage noise PSDs are integrated over a particular bandwidth to calculate their rms values. The integration bandwidth is determined by the cutoff frequency of the low-pass filter . The rms values of the input-referred noise voltages at node A and B are approximately equal, i.e., . Thus, the minimum detection level (MDL) of the system can be written as (23) Two important observations can be made from (23). 1) As expected, MDL can be minimized by maximizing the amplitude of the input voltage excitation signal and minimizing . As will be discussed in the next section, the maximum acceptable value of is determined by the linearity of the system. 2) By increasing , MDL increases, meaning the system is less sensitive for larger admittance values. Therefore, depending on the required sensitivity and the noise performance of the system, the maximum acceptable value of can be found using (23).
D. Gain Compression
As the input signal of the downconversion chain increases, the output signal level calculated by increases linearly until the system enters a nonlinear region where the gain is no longer constant. At 1-dB compression point (1-dB CP), the system can experience substantial detection error as will be explained in the following.
Since the sensor admittance is capacitive, the amplitude of is always higher than the amplitude of . Consequently, as the input excitation current to the system increases, enters into the gain compression region before . Therefore, and might experience different gains when reaching to the output, causing an error in the detected admittance using (18) . To quantify this effect, assume the gain of the system for and to be and , respectively. Thus, the detected admittance can be written as (24) Therefore, from (18) and (24), the detection error is found as (25) To gain more insight, consider a special case when . For this case, assuming a gain mismatch of 1 dB between and , the error is calculated to be as large as 21.7% while for a gain mismatch of 0.1 dB the detection error reduces to 2.3%.
The foregoing study implies that must be chosen very carefully to ensure operation in the linear region for all values of . This can be done by sufficiently backing off from the 1-dB CP.
IV. OVERALL SYSTEM ARCHITECTURE AND OPERATION
As discussed earlier, one of the critical concerns in the proposed BDS system is harmonic mixing phenomenon within mixers which can cause severe permittivity detection error especially at the lower frequency end of the operating band. In order to reduce the effects of harmonic mixing, harmonic rejection mixers (HRM) are employed in this design as in wideband radio receivers [21] [22] [23] . The key concept in an HRM is to emulate a sine wave LO by amplitude weighting and adding phase shifted square-wave LOs. Fig. 8(a) shows an example, where the combination of an amplitude scaling of and three 45 phase shifted LOs results in third and fifth harmonics rejection. However, the seventh and ninth harmonics are still remained at the output. By exploiting more LO phases, one can reject more harmonics but at the expense of higher power consumption and considerable complexity in the LO generation circuitry.
The third and fifth harmonic rejection ratios (HRR) of the HRM in Fig. 8(a) are usually limited to 30 to 40 dBc due to phase and gain mismatch between the three mixing paths [22] , [23] . Also, as mentioned above, this HRM is not able to reject the seventh and ninth harmonics. In order to see the effects of these limitations on the overall system accuracy, the detection error due to harmonic mixing is calculated as in Section III-A when GHz and for two different cases: 1) Assuming an ideal HRM with complete suppression at rd th th th harmonics; 2) Assuming an actual HRM with HRR of only 30 dBc at all rd th th th harmonics. The calculated errors for different MUTs are summarized in Table II . By comparing the results in Tables I and II , it can be observed that the use of an HRM can significantly mitigate the problem of harmonic mixing. Also, from Table II, there is no that much difference between the calculated detection errors in the two considered cases. This implies that any extra efforts to improve HRR might only increase the power consumption and complexity with minimal improvement on the overall performance.
The HRM in Fig. 8(a) can be also configured to synthesize an effective LO frequency of greater than by simply flipping the polarity of the middle mixing path [ Fig. 8(b) ] [24] . In this case, as can be seen from the vector diagram of Fig. 8(b) , the fundamental and seventh harmonics are rejected while the third and fifth mixing components remained at the output. To not be confused with the HRM in Fig. 8(a) , this configuration is called subharmonic mixer (SHM) as it requires an LO signal that is a fraction of the desired downconversion frequency. The SHM is used in the proposed BDS system to reduce the required frequency tuning range of the master clock, as will be explained later in this section. Note that compared to the HRM, the conversion gain of the SHM is reduced by 9 dB due to the lower amplitude of the third harmonic in the square wave LO. This attenuation, if required, can be easily compensated in the preceding RF stages or baseband amplifiers. The generation of multiple LO phases is essential for the operation of an HRM. One of the most common approaches to generate these phases is to use frequency dividers. A divider-by-four, for example, can provide eight 45 phase shifted LO signals required for the HRM in Fig. 8(a) . The main drawback of this technique is the necessity of a master clock running at four times higher than the required LO frequency by HRM, which significantly increases the power consumption and complicates the design of frequency generation circuits. However, the HRM is mainly required only at the lower frequency end of the spectrum where LO harmonics lie in-band. At the higher frequency end, due to the limited bandwidth of frequency dividers and the RF blocks in downconversion path, the effects of harmonic mixing are negligible and the HRM becomes surplus. Fig. 9 shows the complete block diagram of the BDS system. The system is capable of covering the entire sensing frequency of 0.625-10 GHz using an external input differential signal of 5-10 GHz. The operation bandwidth from 0.625-10 GHz is divided into four sub-bands (SB1-SB4), each covering an octave of frequency range. The sensing signals in SB4 with frequency of 5-10 GHz are provided externally; while a set of frequency dividers are used to generate the sensing frequencies in SB1, SB2 and SB3 equivalent to , and , respectively. The divide-by-4 circuits provide the required eight LO phases for mixers. An analog multiplexer (MUX1) is used to select the appropriate RF excitation signal according to the targeted sensing frequency. MUX1 also attenuates the high amplitude signals present at its inputs to a level sufficiently below the 1-dB CP of the proceeding stages to ensure operation in the linear region and mitigate the problem of gain compression (Section III-D).
The downconversion chain is comprised of two cascaded mixers to alleviate the problem of harmonic mixing at the lower frequency end of spectrum while reducing the required input clock frequency span using the idea of SHM discussed earlier. Mixer1 has two operating modes and can be configured to act as 1) a buffer or 2) an SHM with effective LO frequency of and . Mixer2 is a standard quadrature HRM with third and fifth harmonic suppression exploiting eight LO phases. As will be further explained later, the gain scaling is accomplished in the baseband instead of in the RF domain to minimize the probability of gain mismatch and thereby improve harmonic rejection performance. For SB1 and SB2 which are vulnerable to harmonic mixing, Mixer1 operates as buffer without doing any frequency translation. Mixer2 then downconverts its RF input signal to dc while rejecting the third and fifth harmonic mixing components. As a result, the system is equivalent to a direct-conversion architecture with third and fifth harmonic suppression as illustrated in Fig. 10(a) . On the other hand, in SB3 and SB4 where the harmonic rejection requirement becomes more relaxed, the system works as a dual-downconversion architecture. As shown in Fig. 10(b) , Mixer1 is configured to work as an SHM with effective LO frequency of and . Consequently, the signal at the RF port of Mixer1 is downconverted to an IF signal with a frequency of and in SB3 and SB4, respectively which is then translated into dc at the output of Mixer2. Therefore, the entire downconversion frequency range of 0.625-10 GHz can be synthesized using eight phases of an LO with frequency of 0.625-2.5 GHz. Table III shows the different bands for sensing frequencies and the corresponding frequency ranges applied to the sensing capacitor, Mixer1 and Mixer2. As an example, to perform the permittivity detection in SB3, MUX1 is set to apply to the sensing capacitor. Either or is then selected to be applied to Mixer1 through switchable LNAs. MUX2 selects the LO signal frequency of Mixer1 to be . The effective LO frequency of Mixer1 is therefore at and , both producing an IF signal with frequency of . This IF signal is finally translated to dc at the output of Mixer2 with an LO frequency of .
V. CIRCUIT IMPLEMENTATION
This section describes the architecture and circuit implementation of the main building blocks of the BDS system including MUX1, switchable LNA, Mixer1, Mixer2, and frequency dividers. The simulation results for the entire system will be presented at the end of this section. Fig. 11(a) demonstrates the circuit schematic of MUX1 implemented in this design consisting of four NMOS differential pairs with a shared output load. The desired input is selected by enabling the bias current of the corresponding differential pair and connecting the gates of cascode devices to . The cross-connected transistors have the same dimension as the main transistors in each differential pair and are used to neutralize the effect of the parasitic gate-drain capacitances of and , resulting in more isolation between the input and output ports. Also, cascode transistors are added to further improve the isolation. Inductive peacking technique is exploited at the output load to achieve the required high frequency and wideband operation. The signal amplitude at the output of MUX1 can be controlled by adjusting the bias current of the active differential pair. The dividers' outputs with relatively large swings, if directly connected to MUX1, can cause hard switching and substantial nonlinearity, producing strong harmonics at the outputs. In order to avoid this issue, the outputs of dividers are capacitively coupled to the MUX1's inputs and the value of the ac coupling capacitors 's are chosen to be about 10 times smaller than the input capacitance of each differential pair fF . Therefore, the large swing signals are attenuated before reaching to the MUX1's inputs. The small coupling capacitors also help minimizing the load capacitance seen by the dividers.
A. 4:1 Analog Multiplexer (MUX1)

B. LNA
As the first stage in the downconversion path, LNA play a critical role in the overall performance and need to be carefully designed. The noise performance, gain and input impedance are the essential constraints in the design of LNA. It is important to note that unlike the LNA in a radio receiver which is designed for a 50-input impedance, here the LNA can be considered as a voltage amplifier and its input impedance must ideally be infinite not to load the sensing capacitor. As a result, the common-source (CS) topology seems to be the best candidate in this design as it will only contribute a fixed parasitic capacitance to the sensor. Fig. 11(b) depicts the architecture of the switchable LNA. At any time, only one of the differential CS stages is active and connected to the common output load. Cascode transistors are employed to increase the isolation between the input and output ports and to ensure LNA stability. It should be noted that although increasing the width of can increase their transconductance and subsequently decrease the input-referred noise voltage of the LNA, wider transistors add more parasitic capacitances to the sensor, degrading its sensitivity.
The gain of the LNA is designed to be sufficiently large to minimize the noise contribution of the subsequent stages including the mixers and baseband amplifiers. Also, the same as MUX1, the LNA incorporate an inductive series peaking technique to achieve a relatively flat gain response over the desired frequency range of 0.6-10 GHz. In the implemented prototype, the LNA has a simulated average gain of 11 dB with less than 1-dB variation across the whole band while consuming 5.2 mA from 1.8-V supply. The total parasitic input capacitance of the LNA was found to be around 100 fF. The maximum simulated input referred noise voltage of the LNA over the frequency range of 0.6-10 GHz is nV Hz.
C. Mixer1
Fig . 12 shows the schematic of Mixer1 which consists of three double-balanced Gilbert-cell sub-mixers connected to a common load. As discussed earlier, Mixer1 has two essential operating modes: 1) buffering mode; 2) sub-harmonic mixing mode. Mode switching is accomplished by connecting the LO ports of the three sub-mixers to either a bias voltage or a specific phase of LO signal, as illustrated in Fig. 12 . In SB1 and SB2, Mixer1 must be configured as a buffer and no frequency translation should take place at this stage. To do so, all the transistors in the LO switching pairs are turned off except transistors and whose gates are connected to . Consequently, Mixer1 is simply converted to a buffer stage with transistors and acting as cascode devices for and . On the other hand, in SB3 and SB4 where Mixer1 works as a SHM, each submixer is driven with a different phase of the LO signal through the buffers . Currents with different phases from the three submixers are summed at the common load to generate the output voltage while canceling the first and seventh harmonic mixing components. Since the cancellation is performed in the current domain, the required amplitude weighting of is implemented by scaling the gain of the transconductance stage of the middle submixer through adjusting the bias current and sizes of and compared to . Shunt peaking is exploited at the output load of Mixer1 to achieve a flat conversion gain over the entire band of operation (0.6-2.5 GHz).
In the implemented design, Mixer1 provides a voltage gain of about 6 dB in the buffering mode GHz while it shows an average conversion gain of 2 dB in the mixing mode GHz . The current consumption in the buffering and mixing modes is 2.1 and 5 mA, respectively.
One of the main issues in the SHM of Fig. 12 is the flicker noise up-conversion of the transconductance devices . Since the frequencies of the applied LO signal and the output IF signal are the same , the noise of will appear at the output after mixing with in each sub-mixer. Note that the flicker noise up-conversion is done through the fundamental harmonic of LO while the RF input is downconverted through the third harmonic which has around 9 dB less amplitude. Also, the noise of is typically very large because these transistors are relatively small due to bandwidth constraints. As a result, the SHM can suffer from substantial flicker noise at its output. In order to alleviate this problem, capacitive degeneration is employed for the transconductor transistors, as shown in Fig. 12 . For the high-frequency input RF signal, shows very small impedance and thereby has negligible effect on the conversion gain of the SHM. However, at very low frequencies, is open circuit and the flicker noise up-conversion of is highly attenuated due to very large impedance at the source of these transistors. The sizes of the bias transistors are chosen to be very large to minimize their flicker noise contribution at the output. Increasing the length of also increases the impedance at the sources of at very low frequencies, further attenuating the flicker noise up-conversion of these devices.
D. Mixer2
The circuit schematic of Mixer2 is shown in Fig. 13 which is composed of a cell, four current-driven passive mixers, transimpedance amplifiers (TIA) and a gain scaling stage. Current-driven passive mixers are used due to their low flicker noise and high linearity. Ideally, since no DC current passes through the switches in a passive mixer they will not contribute any flicker noise to the system. The input cell incorporates self-biased inverter-based structure due to its high linearity and larger gain. The four mixers are driven by 45 phase shifted LO signals to generate the output I and Q signals while suppressing the third and fifth harmonics. The TIAs with RC feedback are utilized for current to voltage conversion and low pass filtering. Each resistor is composed of a 5-bit binary-weighted switched resistor bank for gain adjustment. The required gain scaling and voltage summation for third and fifth harmonics rejection is simply realized by employing an opamp-based analog adder as illustrated in Fig. 13 . Doing the gain scaling in the baseband instead of in the RF domain minimizes the probability of gain mismatch [21] . The harmonic rejection performance of the system can be improved by choosing larger values for the resistors in the gain scaling stage for better matching but at the expense of more thermal noise at the output of the opamps.
Both the TIAs and opamps employ a standard two-stage miller-compensated amplifier structure with common-mode feedback to ensure biasing at . A class-AB topology is used for the output stage to maximize the output swing.
E. Frequency Dividers
Since the frequency dividers need to work at a frequency as high as 10 GHz and because of the speed limitations of the 0.18 m CMOS technology, all of the dividers are implemented using current-mode logic (CML) to achieve a faster dividing operation. As shown in Fig. 14(a) , the divide-by-2 circuit is implemented by cascading two D-latches with the output of the second latch cross-coupled to the input of the first one. Similarly, the divide-by-4 circuits are realized by cascading four D-latches to generate the required eight clock phases for both HRM and SHM [ Fig. 14(b) ]. To achieve maximum speed with minimum power consumption, dynamic-loading D-latch shown in Fig. 14(c) is used in this design [25] , [26] . As opposed to the conventional latches where the load is constant, the load in this topology is dynamically controlled using the clock signal based on the operation mode of the latch. In the sensing mode when is high and is low, the two PMOS devices provide low resistance at the load minimizing the RC time constant for faster transitions. On the other hand, in the storing mode, the loading resistance is maximized by connecting the gate of PMOS devices to a high voltage to achieve maximum gain for good latching. The self-oscillating frequency of each divider was intentionally designed to happen at about the high frequency end of the operation bandwidth to reduce the required power consumption of the buffer stages preceding the dividers.
F. Transistor-Level Simulation Results of the Overall System
The simulated linearity performance of the downconversion path (i.e., from the LNA input to the system output) is depicted in Fig. 15 . With GHz and 8 GHz, the 1-dB CP occurs at an input signal level of about 53 mV and 59 mV, respectively. Note that at GHz, Mixer1 is configured as a buffer while at GHz, it works as an SHM. Backing off sufficiently from the 1-dB CP, the maximum acceptable input signal level is chosen to be 30 mV. For input signal amplitudes smaller than 30 mV, the response is linear with constant slope of 30.8 dBV/V and 28.5 dBV/V at 1 GHz and 8 GHz, respectively. Fig. 16(a) and (b) shows the rms input referred noise voltage of the system at all four sub-bands. As can be seen, the system has superior noise performance in SB1 and SB2 mainly due to the higher gain of Mixer1 in the buffering mode and its flicker noise contribution in the mixing mode.
Having the values of , the system sensitivity at any frequency can be found using (23) . Fig. 17 shows the calculated for different values of and at two RF excitation frequencies of 1 GHz (SB1) and 8 GHz (SB4). Assuming fF, the minimum and maximum values of at 1 GHz and 8 GHz were calculated based on Fig. 3 for and . From Fig. 17 , At GHz (8 GHz), the system is capable of detecting of for as large as 10 mS (100 mS). To gain a better understanding about these numbers, consider the case where is purely capacitive with a nominal capacitance value of . Based on Fig. 17 , the at 1 GHz and 8 GHz for this value of is found to be about 0.1 fF and 1.3 fF, respectively. This means that the system is able to detect capacitance variations of as small as 0.1 fF and 1.3 fF at 1 GHz and 8 GHz, respectively, for a sensor with nominal capacitance of 1 pF.
VI. MEASUREMENTS Fig. 18(a) shows the chip microphotograph of the BDS system, which was fabricated in an IBM m CMOS process. The total chip area is mm mm with an active core area of mm . The chip consumes an overall power of 65-72 mW from a 1.8 V supply. The chip was assembled in a mm mm 56-pin, wirebonded QFN package. In order to protect the bondwires during the experiments, the package was partially encapsulated with epoxy such that only the die is open to air [ Fig. 18(b) ].
A. Test Setup
As shown in Fig. 18(c) , a cylindrical plastic tube is placed and glued on top of the die to hold the liquid under test. To prevent liquid evaporation, the tube is capped after MUT insertion. A Finnpipette single-channel micropipette is used to inject an accurate volume of the test liquid into the tube. To ensure that the measured results are independent of the sample volume, all measurements were performed with volumes of around L which was found to be sufficiently higher than the sensor saturation volume [11] . After material characterization, the liquid is first removed using the micropipette and then compressed gas dusters are utilized to completely dry the tube and clean the sensor from any material residue, preparing the system for the next MUT sensing.
The sensor chip in Fig. 18(c) is mounted on a printed circuit board (PCB) as shown in Fig. 19 . The two differential output of the system (i.e., and ) are applied to off-chip LPFs to further filter out the high-frequency noise and improve system sensitivity. Before calculating using (4), a simple calibration procedure is utilized to cancel out dc offsets at the system outputs, as discussed in Section III-B. Note that since the output dc offsets are frequency-dependent, they must be measured separately at each frequency.
As a proof of concept, organic chemical liquids including methanol, ethanol, propan-1-ol, butan-1-ol, ethyl acetate, xylene, ethanediol and dimethyl sulfoxide (DMSO) are applied to the sensor for characterization. The measured dc voltages at the output of I and Q channels after dc offset cancellation are substituted into (4) to find . From (3) , is proportional to the sensor admittance at any certain frequency. Fig. 20 shows the calculated real and imaginary parts of based on the measured I and Q outputs as a function of and , respectively, for the sensing frequencies of 1 and 8 GHz. The and values in this plot are extracted from the reported dispersion equations and parameters in [19] and [27] . It is clear that the integrated BDS system successfully differentiates among all the MUTs. Interestingly, although and values of xylene and air are very similar and , the system is still capable of discriminating between the two MUTs. The dashed line in each plot in Fig. 20 corresponds to the best fitted linear curve to the measured data. It is seen that the real (imaginary) part of
shows an approximately linear behavior with respect to at each frequency, which was predictable from (5), thereby, verifying the overall system functionality.
B. Sensor Calibration
In order to relate the measured to the complex permittivity of the MUT, the sensor needs to be first calibrated. The sensor calibration must be performed separately at each sensing frequency. This is because of the fact that the admittance of the unloaded sensing capacitor and also the input impedance of the LNA are frequency-dependent, which means that even for an MUT with fixed permittivity over all frequencies, the measured will vary with frequency. The calibration procedure is based on fitting the output response of the sensor (i.e., characteristics) as a function of the complex permittivity of reference materials which are assumed to be known based on the previously reported numbers in [19] , [27] . Air, methanol, ethanediol, butan-1-ol and DMSO are chosen as calibration materials because they cover a broad range of and values in the desired frequency range, as can be seen in Fig. 20 . To perform calibration at , the sensor is first loaded with each calibration material and I and Q outputs are read out. These values are then substituted in (4) to find the corresponding for each calibration material at . In the next step, the calculated real and imaginary parts of for the reference liquids are least-square fitted to quadratic polynomial functions of and , respectively, using the following equations: (26) (27) where , are the frequency-dependent fit parameters. Although only three materials with known and values are sufficient to determine values in (26) and (27) , using more reference materials and employing least-squares fitting method help minimizing the errors that might encounter in sensing process of these liquids. After finding the fit parameters, the complex permittivity of an unknown MUT at can be detected by substituting the measured real and imaginary parts of for that material in (26) and (27) . As an example, the detection procedure for the permittivity of ethanol at 1 GHz is performed as follows: 1) The measured values of [19] and [27] . and for reference materials are least-squares fitted to a quadratic functions of and , respectively, as illustrated in Fig. 21 . The characteristic equations are given by (28) (29) 2) The values of and when the sensor is exposed to ethanol are measured to be 2.81 and 0.39, respectively; and 3) The detected values in step 2 are mapped to an of 15.36 and of 10.76 using the characteristic equations which are very close to the theoretical values of 15.73 and 10.38, respectively. Fig. 22 shows the measured complex permittivity of ethanol and propan-1-ol following the above procedure for the sensing frequencies in the range of 0.625-10 GHz. As can be seen, the detected complex permittivities are in very good agreement with the theoretical values. The rms permittivity error of the sensor is less than 1% over the entire operating range. The increase in the absolute error at higher frequencies, especially in SB3 and SB4, is mainly because of two rea-sons: 1) as discussed in Section V-F, the system has inferior noise performance at these frequency bands, and 2) although considering real and imaginary parts of as functions of only and results in a simple calibration procedure for the sensor and makes it possible to detect and independently, it degrades the system accuracy at high frequencies where the sensor admittance becomes a function of both and (Section II-A). Table IV summarizes the specifications of the sensor and compares it with the prior published works. In contrast to the PLL-based sensing systems in [11] , [12] , the proposed sensor covers a wider frequency range. Also, compared to the design in [13] , this work achieves a higher level of integration by incorporating an on-chip sensing capacitor. Moreover, both of the designs in [13] and [14] employ a heterodyne downconversion architecture and thereby need two separate signal sources for the input RF excitation signal and the high frequency LO of mixer with a frequency span equal to the desired sensing range. In contrast, by employing a sub-harmonic mixing technique, this work only needs a signal source with a frequency span of 5-10 GHz to cover the 0.625-10 GHz sensing range. Note that the required RF input signal can be easily generated using an on-chip frequency synthesizer, enabling a fully-integrated self-sustained broadband dielectric spectroscopy system.
VII. CONCLUSION
This paper reported on a broadband complex permittivity spectroscopy system that indirectly measures the complex admittance of the sensing capacitor exposed to the MUT. A quadrature downconversion architecture is employed to detect the magnitude and phase of the RF signals in a voltage divider circuit comprising the sensing element and a fixed capacitor. Depending on the operating frequency band, the downconversion chain has two different fundamental configurations. At lower frequencies where the system sensitivity can be degraded by harmonic mixing phenomenon, the system performs as a direct-conversion topology with rd and th harmonic-rejection. On the other hand, at higher frequencies, it has a dual-downconversion architecture and utilizes a subharmonic mixing method to reduce the required frequency range of the master clock. Implemented in m CMOS, the proposed system is able to measure the permittivity of organic chemicals under test with an rms error of less than 1% in the frequency range of 0.62-10 GHz.
